Figure Group
Figure Image
Figure image (.eps)
Figure Caption
From left to right: HMPID Front-End Electronics (FEE), Readout Control Board (RCB) with the readout FPGA, the TTCRx and the Source Interface Unit (SIU). On the right, the C-RORC cards installed on O$^{2}$ FLP computers.
Detail description
Figure extracted from paper